［1］Kumar S，Jantsch A，Soininen J P，et al． A Network on chip architecture and design methodology［C］/ / Proceedings of IEEE Computer Society Annual Symposium on VLSI． Pittsburgh，PA: IEEE Press，2002: 105-112．
［2］王芳莉，杜慧敏． 片上网络路由算法综述［J］． 西安邮电学院学报，2011，16( 1) : 72-77． Wang Fangli，Du Huimin． A review of Network-on-Chip routing algorithms［J］． Journal of Xi’an University of Posts and Telecommunication， 2011， 16( 1) : 72-77． ( in Chinese)
［3］Sudeep Pasricha，Yong Zou，Dan Connors，et al． OE + IOE: A Novel Turn Model Based Fault Tolerant Routing Scheme for Networks-on-Chip［C］/ / Proceedings of Hardware /Software Codesign and System Synthesis ( CODES + ISSS) ． Scottsdale: IEEE Press，Arizona，2010: 85-93．
［4］欧阳一鸣，董少周，梁华国． 基于2D Mesh 的NoC 路由算法设计与仿真［J］． 计算机工程，2009，35( 22) : 227-229， 235． Ouyang Yiming，Dong Shaozhou，Liang Huaguo． Design and simulation of NoC routing algorithm based on 2D mesh［J］． Computer Engineering，2009，35( 22) : 227-229，235． ( in Chinese)
［5］Glass C J，Ni L M． The turn model for adaptive routing［C］/ / Proceedings of the 19th International Symposium on Computer Architecture． New York: ACM Press，1992: 278-287．
［6］Li Ming，Zeng Qingan，Jone Wenben． DyXY-a proximity congestion-aware deadlock-free dynamic routing method for network on chip［C］/ / Proceedings of 2006 Design Automation Conference． San Francisco，California: ACM Press，2006: 849-852．
［7］Jos’e Duato，Sudhakar Yalamanchili，Lionel M． Ni． Interconnection Networks: An Engineering Approach［M］． San Francisco: Morgan Kaufmann，2003．