|Table of Contents|

VHDL Digital Design of SRD Speed-measuring Circuit(PDF)

南京师范大学学报(工程技术版)[ISSN:1006-6977/CN:61-1281/TN]

Issue:
2003年02期
Page:
46-49
Research Field:
Publishing date:

Info

Title:
VHDL Digital Design of SRD Speed-measuring Circuit
Author(s):
Zhou Baixin Wang Sicong
College of Electrical and Electronic Engineering,Nanjing Normal University, 210042, Nanjing, PRC
Keywords:
SRD digital design speed-measuring VHDL
PACS:
TM921.5
DOI:
-
Abstract:
The SRD speed-measuring circuit was designed by digital circuit. VHDL was used to design this circuit. It was downloaded to a FPGA chip after function simulation, for building single- piece digital speed-measuring circuit. The chip was used in a all digitialized small SRD system and it was found that the precision was high and the speed was much faster than those of single chip computer.

References:

[ 1] 王宏华. 开关磁阻电动机比例因子自调整模糊控制器设计[ J] . 电气传动, 2001, ( 2) : 17~ 19.
[ 2] Kevin Skahill. 可编程逻辑系统的VHDL 设计技术[M] . 朱明程, 孙普, 译. 南京: 东南大学出版社, 1998.
[ 3] 王思聪, 周百新. 基于CPLD 的开关磁阻电动机控制电路设计[ J] . 电气自动化, 2001, ( 3) : 11~ 12.

Memo

Memo:
-
Last Update: 2013-04-29