|Table of Contents|

Architecture Design for Huarui-2 SoC Based on ESL(PDF)

南京师范大学学报(工程技术版)[ISSN:1006-6977/CN:61-1281/TN]

Issue:
2016年04期
Page:
69-
Research Field:
计算机与信息工程
Publishing date:

Info

Title:
Architecture Design for Huarui-2 SoC Based on ESL
Author(s):
Liu JingZhou Haibin
Nanjing Research Institute of Electronics Technology,Nanjing 210039,China
Keywords:
Huarui-2SoCESLarchitecture design
PACS:
TP391.9
DOI:
10.3969/j.issn.1672-1292.2016.04.012
Abstract:
Huarui-2 is a 8 cores high-performance embedded processor(based on cmos 40nm)developed by NRIET. Huarui-2 is constructed by 8-core DSP,AXI bus,PCIE/DDR3 and other high-speed interface. Given the SoC complexity,we need to use the electronic system level(ESL)solution,and determine SoC-level architecture. ESL methodology has been adopted by more and more complex SoC designs. Designers can build and verify their SoC platforms rapidly,do architecture exploration to know the system performance with the generated Virtual Prototype with the scalable TLM modeling method. Via Synopsys ESL solution,we create different architectures and run typical radar signal processing applications based on the architectures. By analyzing the processing time and bus pressure,we ultimately determine the best architecture of Huarui-2.

References:

[1] BRIAN B,GRANT M,ANDREW P.ESL design and verification[M]. Burlington,USA:Morgan Kaufmann Publishers,2007:1-9.
[2]SU A P,CHEN R. Applying ESL in a Dual-Core SoC platform designing[C]//IEEE International SOC Conference,USA,2006:171-174.
[3]郭炜,郭筝,谢憬,等. SOC设计方法与实现[M]. 北京:电子工业出版社,2007:42-48.
GUO W,GUO Z,XIE J,et al. SOC design method and implementation[M]. Beijing:Publishing House of Electronics Industry,2007:42-48.(in Chinese)
[4]Synopsys Inc. Welcome to Platform Architect MCO[EB/OL]. [2012-09-01]http://www.synopsys.com.
[5]苏涛,强生斌,吴顺君. 数字正交采样和脉压的高效算法及实现[J]. 现代雷达,2001,23(1):39-41,48.
SU T,QIANG S B,WU S J,et al. An efficient algorithm realizing the quadrature sampling and pulse compression[J]. Modern radar,2001,23(1):39-41,48.(in Chinese)
[6]贺知明,黄巍,向敬成. 数字脉压时域与频域处理方法的对比研究[J]. 电子科技大学学报,2002,31(2):120-124.
HE Z M,HUANG W,XIANG J C,et al. Contradistinction research between the digital pulse compression time-domain and frequency-domain processing method[J]. Journal of university of electronic science and technology of China,2002,31(2):120-124.(in Chinese)
[7]Synopsys Inc. Task modeling and virtual processing unit user’s guide[EB/OL]. [2012-09-01]http://www.synopsys.com.
[8]Synopsys Inc. VPExplorer debug and analysis user’s guide[EB/OL]. [2012-09-01]www.synopsys.com.

Memo

Memo:
-
Last Update: 2016-12-31