[1]刘 静,周海斌.基于ESL的华睿2号SoC系统级架构设计[J].南京师范大学学报(工程技术版),2016,16(04):069.[doi:10.3969/j.issn.1672-1292.2016.04.012]
　Liu Jing,Zhou Haibin.Architecture Design for Huarui-2 SoC Based on ESL[J].Journal of Nanjing Normal University(Engineering and Technology),2016,16(04):069.[doi:10.3969/j.issn.1672-1292.2016.04.012]
点击复制

基于ESL的华睿2号SoC系统级架构设计
分享到：

南京师范大学学报（工程技术版）[ISSN:1006-6977/CN:61-1281/TN]

卷:
16卷
期数:
2016年04期
页码:
069
栏目:
计算机与信息工程
出版日期:
2016-12-31

文章信息/Info

Title:
Architecture Design for Huarui-2 SoC Based on ESL
文章编号:
1672-1292(2016)04-0069-09
作者:
刘 静; 周海斌
南京电子技术研究所,江苏 南京 210039
Author(s):
Liu Jing; Zhou Haibin
Nanjing Research Institute of Electronics Technology,Nanjing 210039,China
关键词:
华睿2号; 片上系统芯片; 电子系统级; 架构设计
Keywords:
Huarui-2; SoC; ESL; architecture design
分类号:
TP391.9
DOI:
10.3969/j.issn.1672-1292.2016.04.012
文献标志码:
A
摘要:
华睿2号是我国自主研发的一款8核微处理器,基于CMOS 40nm工艺设计,片内集成8核DSP、AXI总线以及PCIE/DDR3等多种高速接口的大规模片上系统芯片(SoC). 鉴于华睿2号设计复杂,需使用电子系统级(ESL)解决方案,确定SoC级架构. ESL设计方法学已被越来越多的复杂SoC设计所采纳,利用可裁剪的TLM建模方法快速搭建系统,进行系统级验证,探索不同架构设计对系统性能的影响,从而寻找最优方案. 本文利用Synopsys ESL解决方案,创建SoC不同的架构,并在创建的架构上运行雷达信号处理典型应用,分析处理时间、总线压力等架构性能,通过优劣对比最终确定最优架构.
Abstract:
Huarui-2 is a 8 cores high-performance embedded processor(based on cmos 40nm)developed by NRIET. Huarui-2 is constructed by 8-core DSP,AXI bus,PCIE/DDR3 and other high-speed interface. Given the SoC complexity,we need to use the electronic system level(ESL)solution,and determine SoC-level architecture. ESL methodology has been adopted by more and more complex SoC designs. Designers can build and verify their SoC platforms rapidly,do architecture exploration to know the system performance with the generated Virtual Prototype with the scalable TLM modeling method. Via Synopsys ESL solution,we create different architectures and run typical radar signal processing applications based on the architectures. By analyzing the processing time and bus pressure,we ultimately determine the best architecture of Huarui-2.

参考文献/References:

[1] BRIAN B,GRANT M,ANDREW P.ESL design and verification[M]. Burlington,USA:Morgan Kaufmann Publishers,2007:1-9.
[2]SU A P,CHEN R. Applying ESL in a Dual-Core SoC platform designing[C]//IEEE International SOC Conference,USA,2006:171-174.
[3]郭炜,郭筝,谢憬,等. SOC设计方法与实现[M]. 北京:电子工业出版社,2007:42-48.
GUO W,GUO Z,XIE J,et al. SOC design method and implementation[M]. Beijing:Publishing House of Electronics Industry,2007:42-48.(in Chinese)
[4]Synopsys Inc. Welcome to Platform Architect MCO[EB/OL]. [2012-09-01]http://www.synopsys.com.
[5]苏涛,强生斌,吴顺君. 数字正交采样和脉压的高效算法及实现[J]. 现代雷达,2001,23(1):39-41,48.
SU T,QIANG S B,WU S J,et al. An efficient algorithm realizing the quadrature sampling and pulse compression[J]. Modern radar,2001,23(1):39-41,48.(in Chinese)
[6]贺知明,黄巍,向敬成. 数字脉压时域与频域处理方法的对比研究[J]. 电子科技大学学报,2002,31(2):120-124.
HE Z M,HUANG W,XIANG J C,et al. Contradistinction research between the digital pulse compression time-domain and frequency-domain processing method[J]. Journal of university of electronic science and technology of China,2002,31(2):120-124.(in Chinese)
[7]Synopsys Inc. Task modeling and virtual processing unit user’s guide[EB/OL]. [2012-09-01]http://www.synopsys.com.
[8]Synopsys Inc. VPExplorer debug and analysis user’s guide[EB/OL]. [2012-09-01]www.synopsys.com.

备注/Memo

备注/Memo:
收稿日期:2015-12-26.
基金项目:核高基重大专项课题(2012ZX01034-001-002).
通讯联系人:周海斌,研究员级高级工程师,研究方向:数字芯片设计. E-mail:zhouhb_863@163.com
更新日期/Last Update: 2016-12-31