参考文献/References:
[1] 赵阳,封志明,黄学军. 电磁兼容测试方法与工程应用[M]. 北京:电子工业出版社,2010:1-12.
ZHAO Y,FENG Z M,HUANG X J. EMC test methods and engineering applications[M]. Beijing:Publishing House of Electronics Industry,2010:1-12.(in Chinese)
[2]ZHAO Y,SEE K Y. Fundamental of electromagnetic compatibility and application[M]. Beijing:China Machine Press,2006:1-20.
[3]张瑾. 国产芯片的自主可控与自主创新之路任重道远[J]. 行业分析,2019,36(10):4-6.
ZHANG J. The road to independent control and independent innovation of domestic chips has a long way to go[J]. Market analysis,2019,36(10):4-6.(in Chinese)
[4]朱贻玮. 我国IC芯片制造线现状和分析[J]. 中国集成电路,2011,20(4):16-19.
ZHU Y W. Present situation and analysis of IC chip manufacturing lines in China[J]. Integrated circuits in China,2011,20(4):16-19.(in Chinese)
[5]KELLER,BRION. An overview of on-chip compression architectures[J]. EDN,2006,51(18):61-68.
[6]石寅. 我国在芯片研究领域的突破性进展——直接数字频率合成(DDS)芯片[J]. 中国科学院院刊,2005,20(6):492-494.
SHI Y. Breakthrough in chip research in China:direct digital frequency synthesizer(DDS)chip[J]. Journal of Chinese academy of sciences,2005,20(6):492-494.(in Chinese)
[7]胡鹏飞,袁玉湘,于坤山,等. 无极性RS-485芯片的关键技术研究与智能电网中的应用[J]. 智能电网,2013,1(2):47-51.
HU P F,YUAN Y X,YU K S,et al. Research on key technologies of polarless RS-485 chip and its application in smart grid[J]. Smart grid,2013,1(2):47-51.(in Chinese)
[8]PARK P J. ChIP-seq:advantages and challenges of a maturing technology[J]. Nature reviews genetics,2009,10(10):669.
[9]向洵,刘凡,杨伟. 基于CMOS工艺的全芯片ESD保护电路设计[J]. 微电子学,2010(3):396-399.
XIANG X,LIU F,YANG W. Full-chip ESD protection circuit design based on CMOS process[J]. Microelectronics,2010(3):396-399.(in Chinese)
[10]陈伟,杨钊,朱琳. 欧共体EMC标准演变及CE认证介绍[J]. 电声技术,2000,24(4):50-55.
CHEN W,YANG Z,ZHU L. Introduction to evolution of EMC standards and CE certification in EC[J]. Electroacoustic technology,2000,24(4):50-55.(in Chinese)
[11]梁海莲,董树荣,顾晓峰. 2.4 GHz低噪声放大器的全芯片ESD保护设计[J]. 固体电子学研究与进展,2012,32(6):561-564.
LIANG H L,DONG S R,GU X F. Full-chip ESD protection design of 2.4 GHz low noise amplifier[J]. Research and progress of SSE,2012,32(6):561-564.(in Chinese)
[12]ZHANG H P,YANG S D,YIN Y D,et al. A power supply on-chip with low power dissipation for low power digital integrated circuit applications[J]. Applied mechanics and materials,2014,513/514/515/516/517:3844-3849.
[13]KIM S R,LEE J H,LEE S S. Novel sidewall interconnection using a perpendicular circuit die for 3-D chip stacking[J]. IEEE transactions on components,packaging and manufacturing technology,2015,5(9):1265-1272.
[14]袁玉湘,卢慧慧,张亚朋,等. 多原理保护集成芯片的系统架构及其在智能电网中的应用前景分析[J]. 智能电网,2013(1):64-68.
YUAN Y X,LU H H,ZHANG P Y,et al. System architecture of multi-principle protection integrated chip and its application prospect in smart grid[J]. Smart grid,2013(1):64-68.(in Chinese)
[15]LI X Y,LIU C P,MEI R F. Fault signal detection system of large scale integrated circuit based on single chip microcomputer[J]. Applied mechanics and materials,2014,716/717:924-927.
[16]ZHANG X,CHEN X,WEI L X,et al. A fast acquisition system for large-scale optical microscopic integrated circuit chip images based on thin plate spline[J]. Applied mechanics and materials,2013,303/304/305/306:1629-1634.