

# A Method to Overcome Self Heating Effects in SOI MOSFETs

Parke S A<sup>1,2</sup>, Cole Bryan<sup>1,2</sup>

(1. Department of Electrical & Computer Engineering, Boise State University, 83725, Idaho, USA)

(2. Micron Technology Inc, 83707, Idaho, USA)

**Abstract:** Self heating of a MOS device will reduce performance. Drain current decreases and long term reliability can be affected. In SOI devices, self-heating is an even greater problem due to the buried oxide. By adding a path from SOI to substrate that has a high thermal conductivity and low electrical conductivity, the negative effects of self-heating can be reduced.

**Key words:** SOI, MOSFET, self-heating effect

**CLC number:** TN43, **Document code:** B, **Article ID:** 1672-1292(2003)04-0055-04

## 0 Introduction

Self heating has negative effects in most devices. In silicon-on-insulator (SOI) MOSFETs, where a device is often completely surrounded by oxide, the negative effects are compounded. It will increase the lattice temperature and degrade mobility leading to reduced drain current. This paper will discuss three types of heat sinks to allow impact ionization generated heat to be dissipated.

## 1 Self Heating

Self heating is very important to the operation of SOI devices, especially those with thin Si films. In a bulk device, heat is quickly spread throughout the silicon and has little effect. In a standard SOI device, the silicon film is surrounded by silicon dioxide, which acts as a trap for the heat. SiO<sub>2</sub> has a thermal conductivity ( $K$ ) of 1.5 W/m·K, while the conductivity of silicon is 98.9 W/m·K. Since  $K_{Si}$  is greater than  $K_{SiO_2}$ , silicon will conduct heat much easier than silicon dioxide. Fig. 1, a measurement of a 0.16  $\mu\text{m}$  gate length, 5  $\mu\text{m}$  width, a 100 nm buried oxide (BOX), and a 120 nm silicon film ( $T_{Si}$ ), demonstrates the effects. With a gate voltage ( $V_g$ ) of 1.5 V, the drain current ( $I_d$ ) actually decreases with increasing drain voltage ( $V_d$ ). This phenomenon is a direct result of self heating reducing mobility thereby degrading drain current. Self heating can also jeopardize long term reliability<sup>[1]</sup>.




Fig 1 Demonstrates decreasing drain current with increasing drain potential due to self heating

## 2 Heat Sink Design and Process

The key idea is to design a method to allow heat conduction from the silicon film to the bulk while keeping the

Received date: 2003-09-26

**Biography:** Parke S A, American, born in 1960; Ph. D.; associate professor at Department of Electrical & Computer Engineering, Boise State University; his research interest includes IC design, device modeling and characterization.

film electrically isolated so that the advantages of SOI devices are still achieved. A method to reduce heat accumulation in SOI devices was developed by Wensong, *et al.* They start with a standard wafer, grow SiO<sub>2</sub> for the BOX, then deposit a layer of polysilicon for the source/drain region. An etch step removes polysilicon and SiO<sub>2</sub> from the channel, where an epitaxial layer is grown for the channel. This is a complex process.

Several simpler processes are now proposed that use Si-MOX wafers and do not require the growth of an epi layer. One such method is to etch a high aspect ratio hole through part of the shallow trench isolation (STI) oxide and fill the area with a heat conducting material. This can be implemented on both the source and drain sides, or source side only. Fig. 2(a) demonstrates the source and drain heat sink. The polysilicon heat sink makes direct contact to the source and drain through the total thickness of the silicon film.

STI sink, a third method, involves placing the sink directly underneath the STI. After shallow trench isolation etch, an oxide etch would be needed to create a hole in the BOX. With an additional lithography level, the sink could be masked to create a gap between adjacent sinks, allow for isolation. Polysilicon, or some other heat conducting material, would then be deposited into the hole at a thickness that is greater than the BOX thickness, creating overlap between the source/drain and sink for heat conduction. Poly deposition is followed by STI oxide growth and deposition. See Fig. 2(b). In all three heat sinks, later rapid thermal anneals drive dopants into the sink, creating some electrical conduction. Although other materials could be used, all simulation in this paper assume polysilicon sinks.




Fig. 2(a) cross section a source drain heat sink




Fig. 2(b) cross section of a STI heat sink

### 3 Heat Sink Results

With a source and drain sink, simulations show a large increase in saturation drain current. Fig. 3 is a plot of simulated drain current for each type of sink, using a  $V_g = 1.5\text{ V}$ ,  $T_{Si} = 100\text{ nm}$ ,  $\text{BOX} = 100\text{ nm}$ , and gate length =  $0.13\text{ }\mu\text{m}$ . For example, at  $V_g = V_d = 1.5\text{ V}$ , a 30.4% increase in current between a 20 nm wide heat sinked device and a control device was realized. A two sided 10 nm wide sink gave a 24% increase in drain current. A heat sink on both the source and drain sides leads to good thermal efficiency but also increased device size and leakage to the bulk (due to the high reverse bias on the drain). With source side sink only, and  $V_g = V_d = 1.5\text{ V}$ , a 9.6% increase in drain current is realized with a 10 nm wide heat sink, and 18% increase is achieved with a 100 nm sink. The current increase is not as large as the double sided sink, but still show a significant improvement. The STI sink allowed 686  $\mu\text{A}/\mu\text{m}$  of drain current, or a 24.7% increase. The STI simulations were done with 10 nm of overlap between the substrate and sink. This could be adjusted to allow more heat transfer or more isolation. Sink results are summarized in table 1.




Fig. 3 Drain current comparison of sink types

The single-sided sink showed a 34.2% reduction of temperature at  $V_d = 3.1\text{ V}$ , while the double sided 10 nm and 20 nm heat sink showed a 33.7% and 38.7% reduction respectively. The best method to reduce heat build up was the STI heat sink, which resulted in a temperature reduction of 44.2%. Lattice temperatures are demonstrated in Fig. 4.

A critical measurement for a heat sink of this design is leakage through the sink to the bulk. Although a PN junction forms when the sink and bulk meet, some low level leakage can still occur. This test is performed by setting  $V_g$  and source potential ( $V_s$ ) to ground, and  $V_d = 1.5\text{ V}$ . Current leakage on a two sided device was approximately 75  $\mu\text{A}/\mu\text{m}$ . Applying a -1V back bias on the bulk decreased leakage by three orders of magnitude. The optimum leakage of  $< 1\text{ nA}/\mu\text{m}$  is obtained by building a sink on the source side only or under the STI.




Fig 4 Lattice temperature with and without sinks

Table 1 Heat sink results

Size and type of sink	Drain current ( $\mu\text{A}/\mu\text{m}$ )	Increase in Real Estate	Percent Drain Current Improvement	Lattice Temperature/ K
Control	550	0%	0%	452
10 nm 2 side	682	5%	24.0%	341
20 nm 2 side	717	10%	30.4%	329
10 nm 1 side	611	2.5%	11.1%	366
100 nm 1 side	650	25%	18.2%	328
STI	686	0%	24.7%	316

4 Conclusion

Self heating generally has undesired effects on devices. Because of the isolation of SOI devices, they are particularly vulnerable to self heating caused MOSFET operation in saturation. Adding a heat sink to the device can greatly reduce the effects of self heating. Various positions and sizes were modeled. The smaller size sinks on the source side were optimal for minimizing leakage, while large, drain and source sided sinks were best for maximizing drain current ( including bulk and drive) . STI sinks were best for maximizing drive ( from source to drain) current and minimizing drain to source leakage.

5 Acknowledgement

We would like to thank for Dr. Knowlton William and Dr. Burkett Susan for their technical input. In addition, we would like to acknowledge Dr. Wang Hongmei, Dr. Zahurak John, and Dr. Mouli Chandra of Micron Technology for their process and simulation advice.

[ References]

[ 1] Gamer D M, Chen Y, Sabesan L, *et al*. A novel flash EEPROM cell based on trench technology for integration within Power integrated circuits[J]. IEEE Electron Device Letters, 21(5) : 236~ 238.

# 一种克服 SOI MOSFET 器件自加热效应的方法

Parke S A<sup>1</sup>, Cole Bryan<sup>1,2</sup>

(1. 美国爱达荷州 BOISE 州立大学电气与计算机系, 83725, 爱达荷州)

(2. 美国 Micron 公司, 83707, 爱达荷州)

[摘要] MOS 器件的自加热效应将影响器件的性能. 漏极电流将减小, 长时间的可靠性也会受到影响. 在 SOI 器件中, 自加热甚至比埋栅式氧化物引起的问题更严重. 本文通过在 SOI 和基片之间增加一条具有高导热和低导电的路径, 减小了自加热的负面效应.

[关键词] SOI 硅-绝缘体, MOSFET 器件, 自加热效应

[责任编辑: 严海琳]

(上接第 20 页)

## [参考文献]

- [1] 葛欣. 两点电位滴定测定乙醇/水混合溶剂中丙酸的电离常数[J]. 当代化工, 2001, 30(3): 181~182.
- [2] 于群, 薛卫星, 温萍, 等. 1,3-二苯基-4-丁酰基-5-吡唑酮离解常数的测定[J]. 北京轻工业学院学报, 2000, 18(1): 17~21.
- [3] 马东兰, 石中一, 小田岛次胜. 难溶有机物在水中离解常数及其分配系数的测定[J]. 化学通报, 1993, (12): 52~54.
- [4] 刘珍. 化验员读本—化学分析上册[M]. 第三版. 北京: 化学工业出版社, 1998. 443.

# The Determination of the Dissociation Constants of $\alpha$ -Naphthol and $\beta$ -Naphthol in Ethanol/ Water Mixed Solvent by Potentiometric Titration

Xie Yun, Wang YuPing, Peng Panyang

(College of chemistry and environmental science, Nanjing Normal University, 210097, Nanjing, PRC)

**Abstract:** The dissociation constants of phenol,  $\alpha$ -naphthol and  $\beta$ -naphthol in water-ethanol mixed solvent ( $I = 0.10 \text{ mol/L}$ , KCl) were determined by potentiometric titration. The results showed that the  $\text{p}K_a$  was a good linear function of the volume fraction of ethanol in the concentration range studied. The dissociation constants of phenol,  $\alpha$ -naphthol and  $\beta$ -naphthol in water were determined by extrapolation to be 9.80, 9.40 and 9.67 under the conditions of this experiment.

**Key words:** phenol,  $\alpha$ -naphthol,  $\beta$ -naphthol, mixed solvent, dissociation constants, potentiometric titration

[责任编辑: 严海琳]