|Table of Contents|

ASIC Design of a Novel Structure Asynchronous FIFO(PDF)

南京师范大学学报(工程技术版)[ISSN:1006-6977/CN:61-1281/TN]

Issue:
2005年02期
Page:
14-17
Research Field:
Publishing date:

Info

Title:
ASIC Design of a Novel Structure Asynchronous FIFO
Author(s):
ZHOU Lei ZHU Li′an SU Junjie DING Xiaolei ZHAO Mei GU Gaowei ZHU En
Institute of RF-& OE-ICs, Southeast University, Jiangsu Nanjing 210096, China
Keywords:
asynchronous FIFO ASIC unitary sh ift buffers
PACS:
TN402
DOI:
-
Abstract:
The paper presents a schem e o f rea lizing nove l asynchronous FIFO ( First In F irst Out) structure c ircuit. In th is schem e, un itary sh ift is used to rea lize data s’ correct read- in and ou tput, and bu ffers are used to store the left data o f un itary sh ift. Th is design is applicable for data transm ission betw een clocks no t in teg ra lmu ltiple. Synchron izer of D triggers in series is used to avo id instability and synchron ize asynchronous signals. Th is c ircuit is designed w ith sem i- custom ASIC ( App lication Spec ific Integrated C ircu it) flow w hich is based on top - down flow and 0. 18μm d ig ita l standa rd ce ll library. The design uses Verilog hardw are language, adopts VCS andM ode lsim to simu la te, Synopsys DC to rea lize log ic synthesis and Apollo II to ach ieve autom atic p lacing and routing. Com pared w ith trad itiona l asynchronous FIFO struc ture, it show s better pe rfo rm ance no t on ly on area ( w ith about ha lf acreage) but on speed ( one th ird faster) as we ll.

References:

[ 1] 蒋道三. USB210 收发器逻辑电路的ASIC 设计[ D]. 南京: 东南大学, 2003.
[ 2] 吴自信, 张嗣忠. 异步FIFO结构及FPGA设计[ J]. 单片机及嵌入式系统应用, 2003, ( 8): 24-30.
[ 3] M ichae l D C ilett.i Advanced D ig ita l Design w ith the Verilog HDL[M ]. 影印版. 北京: 电子工业出版社, 2004. 115-119.
[ 4] 杨宗凯. 数字专用集成电路的设计与验证[M ]. 北京: 电子工业出版社, 2004. 214-225.
[ 5] C lifford E Cumm ings. Synthesis and Sc ripting Techniques for Des igning M ult-i Asynchronous C lock Des igns [M ]. 3 rd Place. San Jose: CA Vo ted B est Paper, 2001.

Memo

Memo:
-
Last Update: 2013-04-29